PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness
نویسندگان
چکیده
This paper addresses the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from multiple-bus structure by dividing buses into groups and reducing bus connections. Their effect is to reduce cost and alleviate arbitration and drive requirements without degrading performance significantly. One such structure, called processor-oriented partial-multiple-bus (or PPMB), is proposed. It serves as an alternative to the conventional structure called memory-oriented partial-multiple-bus (or MPMB) and is aimed at higher system performance at less or equal system cost. It has been shown, both analytically and by simulation, that a substantial increase in system bandwidth (up to 20%) is achieved by the PPMB structure over the MPMB structure. With very large systems, the results also imply a significantly improved cost-effectiveness over the conventional multiple-bus architecture.
منابع مشابه
An Analysis of an Improved Bus-based Multiprocessor Architecture
This paper analyses the effectiveness of a hybrid multiprocessing/multicomputing architecture that is based upon a single-board-computer multiprocessor (SBCM) architecture. Based upon empirical analysis using discrete event simulations and Monte Carlo techniques, this hybrid architecture, called the enhanced single-board-computer multiprocessor (ESBCM), is shown to have improved performance and...
متن کاملA Comparison of Five Different Multiprocessor SoC Bus Architectures
The performance of a system, especially a multiprocessor system, heavily depends upon the efficiency of its bus architecture. In System-on-a-Chip (SoC), the bus architecture can be devised with advantages such as shorter propagation delay (resulting in a faster bus clock), larger bus width, and multiple buses. This paper presents five different SoC bus architectures for a multiprocessor system:...
متن کاملMultiprocessor DSP Systems for Active Control
To extend the upper limiting frequency and attenuation zone of active noise and vibration control systems, multiple channel control systems are commonly used. This brings a huge amount of computational load and often multiprocessor DSP systems have to be used. In this paper, several multiprocessor system architectures are considered for the most commonly used active control algorithm, and three...
متن کاملDesign of the AlphaServer Multiprocessor Server Systems
Digital's AlphaServer multiprocessor systems are high-performance servers that combine multiprocessing technology with PC-style I/O subsystems. The system architecture allows four processing nodes, four memory nodes (up to a maximum of 2 GB), and two I/O nodes. All nodes communicate through a system bus. The system bus was designed to support multiple generations of Alpha processor technology. ...
متن کاملPerformance analysis of 2-D inverse fast cosine transform employing multiprocessors
The modeling and performance analysis of the twodimensional (2-D) inverse fast cosine transform (FCT) algorithm on a multiprocessor has been considered. The computational and communication complexities of this algorithm on shared bus, multistage interconnection network, and mesh-connected multiprocessor architectures have been determined. The performance of the three multiprocessor architecture...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Computers
دوره 41 شماره
صفحات -
تاریخ انتشار 1992